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[571 ABSTRACT 
A floating-gate MOS transistor is implemented for use 
as a nonvolatile analog storage element of a synaptic 
cell used to implement an array of processing synaptic 
cells based on a fourquadrant analog multiplier requir- 
ing both X and Y differential inputs, where one Y input 
is UV programmable. These nonvolatile synaptic cells 
are disclosed fully connected in a 32 X 32 synaptic cell 
array using standard VLSI CMOS technology. 
3 Claims, 4 Drawing Sheets 
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charge leakage from the floating-gate capacitance can 
for all practical purposes be considered to be negligible. 
STATEMENT OF THE INVENTION 
An object of this invention is to provide a neural 
network architecture centered around a multiplier cir- 
cuit and an integral nonvolatile analog storage element. 
Yet another object is to provide, in a sandwich structure 
of polycrystalline silicon slabs, a floating-gate type of 
capacitor (integral with an integrated circuit comprised 
of metal-oxide-silicon (MOS) field-effect transistors) to 
store a charge in response to a combination of a pro- 
grammed voltage and unfocused ultraviolet radiation 
which photo-activates electrons in the silicon conduc- 
tion band of one polycrystalline slab across an oxide 
barrier onto another polycrystalline slab of silicon 
which integrates the photoelectrons. 
These and other objects of the invention are achieved 
in VLSI MOS floating-gate-based nonvolatile analog 
synaptic cells that implements an X-Y array of process- 
ing synapses. Each synaptic cell is comprised of a four- 
quadrant analog multiplier requiring X and Y differen- 
tial input voltages, where the Xiinput voltages for rows 
of the array are Vxi+ and Vxi-, where i S n  for n rows 
with at least one input voltage being a variable input, 
and the Y input voltages for columns of the array are 
Vu- and Vu-, where j S m  for m columns with at least 
one UV programmed voltage stored as a charge in a 
floating gate, MOS field-effect transistor by integration 
of W excited photoelectrons. The output current of 
each column of synapses, Iouf(i), is the sum of the cur- 
rents in the synaptic cells of the column. The output 
current Ioof each synaptic cell in the column produced 
by its four-quadrant multiplier is proportional to the 
differential Vx(,)+ -VX(~)- multiplied by the differen- 
tial VQ)+ -VQ)-. 
The novel features that are considered characteristic 
of this invention are set forth with particularity in the 
appended claims. The invention will best be understood 
from the following description when read in connection 
with the accompanying drawings. 
NONVOLATILE PROGRAMMABLE NEURAL 
NETWORK SYNAPTIC ARRAY 
ORIGIN OF INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the contractor has elected not to retain 
title. 
TECHNICAL FIELD 
The invention relates to a programmable neural net- 
work synaptic array and more particularly to a VLSI 
CMOS analog circuit for implementing an array of 
simple processing synaptic elements based on a four- 
quadrant analog multiplier circuit requiring differential 
inputs (x,Y), where one input is UV programmable on 
a floating-gate MOS nonvolatile charge-storage ele- 
ment. 
BACKGROUNDART 
Analog hardware systems are emerging as an impor- 
tant class of computing devices for neural network 
implementations. However, one of the major needs 
currently facing neural network researchers remains the 
nonvolatile synaptic storage of analog synaptic weights. 
(J. Alspector, et al., “A Neuromorphic VLSI Learning 
System,” Proceedings of the 1987 Stanford Conference, 
Advanced Research in VLSI, pp. 313-349, 1987.) 
A nonvolatile synaptic cell can be made significantly 
more compact than other “volatile” synaptic cells, such 
as, for example, those based on a capacitor refresh 
scheme. (S. Eberhardt, T. Duong, A. Thakoor, “A 
VLSI Analog Synapse Building-Block Chip for Hard- 
ware Neural Network Implementations,” Proceedings 
of the Third Annual Parallel Processing Symposium, 
Fullerton, CA, Mar. 29-31, 1989.) From a practical 
point of view, both the on-chip and off-chip download 
and interface circuitry should be considerably simpli- 
fied. 
The fully analog nature of simplified synaptic cell 
circuits should make them ideal for implementation of 
on-chir, learning systems. Moreover, once learning has 
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been a’chieved, :here is a practical need for these neural 45 
network systems to be powered down without the loss 
of information content embedded in the synaptic 
weights. Consequently, there is a need for such simpli- 
fied circuits for neural network architectures. 
using “floating gate” technology have surfaced in the 
literature. (M. Holler, S. Tam, H. Castro and R. Benson, 
“An Electrically Trainable Artificial Neural Network 
(ETANN) with 10240 “Floating Gate” Synapses,” pre- 
print.) The underlying physical phenomenon for charge 55 
storage and removal relies on some form of tunneling- 
injection across an oxide barrier. Specialized processing 
techniques are required, and consequently, they are 
costly. Therefore they are traditionally reserved for 
industrial in-house research and development leading to 60 
commercial products. An example of this is Intel’s 
ETANN chip. (Holler, et al., supra.) 
The use of U V  radiation for analog storage is exten- 
sively reviewed by D.A. Kerns, J.E. Tanner, M.A. 
Silvilotti and J. Luo, “CMOS UV-Writable No-Volatile 65 
Analog Storage,’’ (to appear in the Proceedings of Ad- 
vanced Research in VLSI: International Conference 
1991, Santa Cruz, California), and it is shown that 
various implementations of nonvolatile synaptic cells 50 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1u illustrates a cut-away isometric view of a 
prior-art floating-gate, nchannel MOS transistor used 
as a capacitor for charge storage, and FIG. l b  is a sche- 
matic plan of components in FIG. la 
FIG. 20 is a schematic circuit diagram for sequen- 
tially programming the charge and discharge of individ- 
ual floating-gate MOS transistors in an array of synaptic 
cells shown in FIG. 5 represented in both FIG. 20 and 
FIG. 5 by a conventional symbol for a capacitor but 
enclosed in a circle. 
FIG. 26 is a complete circuit diagram of a VLSI 
CMOS implementation of the schematic circuit of FIG. 
za. 
FIG. 3 is a schematic circuit diagram similar to FIG. 
2a but having an architecture for programming the 
charge and discharge of individual floating-gate MOS 
transistors in an array of synaptic cells shown in FIG. 5 
by enabling simultaneous charging of all floating-gate 
MOS transistors in response to programmed voltages 
and unfocused W radiation and continuously scanning 
all the floating-gate MOS transistors in the array while 
they are being charged, and disabling individual float- 
ing-gate MOS transistors from acceptin,g any further 
3 
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proportional to the exponential factor e-Eg/2kT, this 
event is extremely unlikely. The situation changes when 
the window 10 (FIG. 1) is illuminated with UV radia- 
tion. 
When UV photons radiated through the window 10 
impinge on the polysilicon sandwich structure, the radi- 
ation can excite electrons across the gap into the con- 
duction band, resulting in conduction. The incident 
photons of the UV source chosen has an emission wave- 
length of 254 nm, corresponding to an energy of -4.8 
eV, enough to excite the more energetic electrons in the 
Fermi distribution across the band gap of silicon diox- 
ide. 
A MOS floating-gate 20 fabricated as shown in FIG. 
la is represented in FIGS. 20 and 3 by the conventional 
symbol for a capacitor in a circle. Since the MOS float- 
ing gate is well insulated by the Si02 sandwich structure 
described above, the charge stored is held with negligi- 
ble leakage until intentionally discharged through a 
circuit path (transistor 4 3  in FIGS. 2u and 3) external to 
the MOS floating-gate field-effect transistors. 
A complete circuit diagram of a VLSI CMOS imple- 
mentation for the schematic diagram of FIG. 20 is 
shown in FIG. 2b. In operation of the circuit, a pro- 
grammer 21 (implemented with, for example, a pro- 
grammed personal computer) addresses each MOS 
floating-gate 20. Row and column address detectors 22 
select a single synaptic cell MOS floating gate (one out 
of 1024 of a 32 x 32 synapse array) to place a high state 
voltage signal at node 1 that turns on transistors Q1 and 
Q2. The transistor Q1 allows loading the charge in the 
MOS floating gate 20 produced in response to photons 
from a UV floodlight source, while transistor Q2 allows 
the output voltage at node 4 to be sensed via a transcon- 
ductance amplifier 23. Meantime, an amplifier 24 in- 
verts the high state voltage signal to a low state voltage 
signal to hold a transistor Q3 off. 
The sensed voltage processed through an A/D con- 
verter 25 is compared with a voltage level set by the 
programmer 21 for the particular synaptic cell. When 
the floating gate 20 has charged to the programmed 
voltage level, the high state voltage signal at node 1 is 
switched to a low state voltage signal to turn off transis- 
tors Q1 and Q2, and turn on transistor 4 3  which allows 
the programmed output voltage to be fed back to the 
floating gate 12, thus preventing any further integration 
of electrons. The sensed programmed voltage to the 
programmer 21 is thus disconnected by the transistor 
Q2 and is instead connected by the transistor Q3 to the 
charge as they reach their individually programmed 
charge levels. 
FIG. 4 is a schematic circuit diagram of a VLSI 
CMOS implementation of a basic synaptic cell compris- 
ing a fourquadrant differential multiplier, one of whose 
inputs Vx+, Vx-, V+, and V r  is a W programmed 
charge stored in a floating-gate MOS transistor, namely 
vx+ . 
FIG. 5 is a schematic diagram of a 32x32 array of 
synaptic cells as shown in FIG. 4, where each com- 
prises a four-quadrant multiplier and a floating-gate 
MOS transistor for storing a charge as shown in FIGS. 
la and lb, and programmed as shown in FIG. 2u or 
FIG. 3. Associated row and column decoders select the 
synaptic cells for programming. 
DETAILED DESCRIPTION OF THE 
INVENTION 
Referring to FIG. 1, which depicts a cut-away repre- 
sentation of a prior-art floating-gate, n-channel metal- 
oxide-silicon (MOS) transistor, unfocused UV radiation 
is flooded through an opening 10 etched in a metal mask 
11. That mask is opaque to UV’s. A glass layer (not 
shown) is applied as the topmost layer for isolation of 
the MOS transistor. The mask is placed over the glass 
layer. Through the etched openings 10 in the mask 11, 
the W photons can interact with a sandwiched layer of 
polycrystalline (poly) silicon slab 12 (hereinafter re- 
ferred to as a “floating poly gate” or “floating gate”), a 
layer 13 of silicon dioxide, and a polycrystalline (poly) 
silicon slab 14. This sandwich structure is formed by 
three successive epitaxial process steps over a layer 15 
of silicon dioxide thermally grown on n-type silicon 
wafer 16. (C. Mead and L. Conway, Introduction to 
VLSI Systems, Addison-Welsey Publishing Company 
(1980), pp 38-45.) The passivating layer of glass (not 
shown) is deposited over the sandwich structure to 
isolate it from the integrated circuits to be described 
below. 
The poly gate 12 on the Si02 layer 15 is grown over 
an n-type silicon channel 17 between p-type diffusion 
regions 18 and 19 to form a floating gate for the MOS 
transistor. Because of the SiOzlayer 13, the floating gate 
12 can store a charge created due to conduction 
through that oxide layer 13 over the poly gate 12 in 
response to an externally applied programmed voltage 
(V CHARGE) applied to the poly slab 14 and W 
radiation. Internal source and drain connections (not 
shown in FIG. la) are provided to the diffusion regions 
18 and 19 to connect the floating-gate MOS transistor 
20 (FIGS. 2u and 2b) to a VLSI circuit as will be noted 
more fully below, and as schematically indicated in a 
plan shown in FIG. lb for connection of the storage 
capacitor thus implemented to a programming circuit as 
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50 capacitor load node 2 now disconnected from the pro- 
grammer 21 by the switch Q1. The programmer 21 then 
steps to the next synaptic cell, and the process is re- 
peated until all synapses have been programmed in 
sequence, one at a time. 
shown in FIG. 20 or FIG. 3 and-to a neural network of 55 The implementation of the circuit of FIG. 20 with 
synaptic cells as shown in FIG. 5, which includes in VLSI CMOS technology is as shown in the circuit 
each synaptic cell a fourquadrant multiplier circuit diagram of FIG. 2b where the nodes are identified by 
shown in FIG. 4. The squares with an X represent these - the same reference numerals 1 through 4, and the func- 
COIlIleCtiOnS. tional group of transistors are identified by the same 
The programming mechanism used to store charges 60 numerals as used for the functional elements of FIG. 2u 
in a MOS floating-gate field-effect transistor 20 in VLSI CMOS implementation and operation of the 
FIGS. 20 and 3 can be explained as follows. Insulators, circuit shown in FIG. 3 is similar to that of FIG. Za, 
such as silicon dioxide are characterized by an energy except that since charging each floating gate in se- 
gap, E,. For temperatures other than zero, there is a quence takes a significant time, it is preferred to start 
nonvanishing probability that some electrons can be 65 charging all synaptic cell floating gates in parallel at the 
thermally excited across the energy gap into the con- same time, and to stop charging each one individually as 
duction band. For silicon dioxide at room temperature, the programmed voltage level is reached for each one. 
the band gap is 9 eV. Since the electron conduction is For convenience, the same reference numerals are used 
5,298,796 
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for the same functional elements as in FIG. 2u. Transis- the existence of both excitatory and inhibitory synaptic 
tors Qi, Q2 and 4 3  are switches that operate in the same weights, improved linearity of the multiplication, and 
manner, and the functional elements 21 through 25 guarantees maximum flexibility of the basic cell. The 
operate in the same way. What is different is an enabled multiplier has two different pairs of voltages VX(~)~, 
S/R-type flip-flop 26 placed in the control line of the 5 Vx(,)- and Vy(,)+, V ~ O -  as its inputs, and its output 1s 
transistor Qi. Initially all flip-flops of the synaptic cells a current proportional to the multiplication product 
are set by an initializing set command pulse from the ~~(~)+-Vx(,)-).(vro,+-v~g)-). 
programmer 21, and thereafter enabled to be reset in In summary, each synapse 30 illustrated schemati- 
response to a strobe pulse when the floating gate 20 has cally in FIG. 5 consists of a multiplier 40 as shown in 
reached the programmed voltage level. 10 FIG. 4, and a W programmable floating-gate (capaci- 
The row and address detector places a high state tor) having its gate connected for W programming of 
voltage signal at node 1 each time the programmer the input Vy+, as shown in FIGS. 2u or 3. These synap- 
scans through all synapses 1 through 1024 after initial- tic cells are arranged in a fully connected 32 X 32 array, 
ization which turns the transistor QI on and holds it on as shown in FIG. 5, where the thirty-two Vin(i) termi- 
SO that the floathg-gate 20 continually charges as the 15 nals provide Vx(++ voltage inputs to 32 rows of synap- 
programmer thereafter scans through the synaptic cells, ses in the array, all VX(~)- inputs (not shown in FIG. 5) 
each time turning the transistor Qzon for comparing the are tied together and can be externally biased, and all 
voltage output via the transconductance amplifier 23. Vm)- inputs (not shown in FIG. 5) are tied together 
When the output voltage reaches the programmed level and can be externally biased. Thus, for each row there 
for the particular synapse, the programmer transmits a 20 is one variable input, Vjn(j), and for each column there is 
strobe pulse to all synaptic cells, but only the one S/R one variable output, b,q. For each synaptic cell, the 
flip-flop of the synaptic cell being addressed at the time second voltage of the pair Vx(i)+ and Vx(i)- may also 
has its flip-flop enabled, so that only the synaptic cell be made a variable, but for simplicity, it is assumed that 
having its charge voltage sensed at that point in the scan it is a fmed voltage set by a bias source (now shown). 
cycle is reset. 25 Similarly, the second voltage of the voltage pair Vyo)+ 
The programmer continues to scan all of the synapses and may also be made a variable, but for simplicity, it is 
until all have an output voltage that has reached their assumed to be a fued bias voltage. All Vy(,)+ input 
programmed level so that alPhave had their transistor voltages are programmed via the MOS floating-gate 
Q1 turned off. The programmer keeps track of that by (capacitor) 20 as described with reference to FIG. 2u or 
counting the number of times a strobe pulse has been 30 FIG. 3. 
transmitted to the synaptic cells. When that count has Thirty-two output currents byt(i) are provided from 
reached 1024, all floating gates have been charged to the multipliers of 32 columns of synaptic cells, where 
their programmed voltages. It is thus apparent that the I,,to) is the sum of all multiplier output currents in the 
CMOS VLSI implementation of FIG. 26 may be jth column, where the output current IoyKi,,) of each 
adapted for the embodiment of FIG. 3 by simply adding 35 synaptic cell is proportional to the differential VX(,)+- 
the flip-flop 26. The advantage of this second embodi- -Vyg)- multiplied by the differential Vm)+-.Vyoi-. 
ment is, as noted above, that all the floating gates of the Since VX(,)- may be greater orkss  than VX(,)+ 111 abso- 
synapse array are charged in parallel rather than in lute value, and Vyo)- may similarly be greater or less 
sequence to save programmer time. than Vy(,)+, a full four-quadrant multiplier is provided 
In the implementation of a nonvolatile 32x32 syn- 40 for each synapse. In operation, each synaptic cell is 
apse array shown in FIG. 5, each synaptic cell com- driven by differential voltages to provide an output 
prises a four-quadrant differential multiplier 40 as current buri proportional to Vx(,)+-Vx(,)- times 
shown in FIG. 4, one of whose inputs Vx+, VX-, Vy+, vyg)+ -Vmi- where Vy(i)+ is the programmed charge 
and V p  is a UV programmed charge stored in a MOS stored in the floating-gate MOS of the synaptic cell ij, 
floating gate 20, as shown in FIG. 2a or FIG. 3. The 45 where iSn, j S m ,  and n and m are the number of rows 
weights of the synaptic cells are to be stored as analog and columns, respectively, of the array. 
charges on the MOS floating gates 20 using the W The external select circuitry which comprises row 
method outlined above with reference to FIGS. 2u or 3. and column decoders 31 and 32 allows selecting a spe- 
The extensive charge retention periods associated with cific synaptic cell out of the total 1024 synaptic cells for 
this charge conduction mechanism allows long storage M programming. When so selected, circuitry internal to 
periods, considerable simplification in the external the synaptic cell shown in FIG. 2u or FIG. 3 further 
download, and refresh circuitry if needed over ex- allows for three things: (1) programming the charge of 
tended periods of use. This is in contrast to other the MOS floating gate, (2) external monitoring of the 
schemes where analog weights are stored as voltages on floating-gate charge, and (3) disabling charge leakage 
capacitors which are required to be continuously re- 55 from unaddressed synaptic cells during the general 
freshed, such as in the capacitor refresh method of exposure of the array to the ultraviolet light. 
Eberhardt, et al., supra, thereby requiring an elaborate The nonvolatile charge of each synaptic cell MOS 
support circuitry. floating gate 20 of the array shown in FIG. 5 is used in 
In FIG. 5, each synaptic cell 30 is represented as a a fourquadrant multiplier as shown in FIG. 4. A folded 
functional block that includes within it a MOS floating- 60 Gilbert cell multiplier circuit (J.N. Babanezhad, and 
gate symbol, again consisting of a capacitor in a circle to C.T. Gabor, “A 20-V Four Quadrant CMOS Analog 
represent the MOS floating gate shown in FIG. lo  as Multiplier,” IEEE Journal of Solid State Circuits, Vol. 
used in FIGS. 2a and 3. To convert the MOS floating- SC-20, No. 6, December 1985) is used so that both sets 
gate capacitor charge into a transconductance, the four- of differential inputs are symmetrical about ground 
quadrant analog multiplier 40 shown in FIG. 4 is used. 65 potential. To obtain a reasonable dynamic range, the 
A fourquadrant multiplier was chosen as the key non- CMOS transistors making up the three differential pairs 
linear computational block for VLSI CMOS synaptic A, B and C were specified to be quite long (L/W ratio 
cells in this implementation for two reasons: it insures equal to 33). The negative mirror (NMIR) and positive 
7 
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mirror (PMIR) currents were biased for a current of 200 
nA. 
Although particular embodiments of the invention 
have been described and illustrated herein, it is recog- 
k e d  that modifications and variations may readily 5 
occur to those skilled in the art. Consequently, it is 
intended that the claims be interpreted to cover such 
modifications and equivalents. 
means for selectively addressing said synaptic cells by 
row and column number, and for each specifying a 
voltage charge desired to be stored therein, 
a source of ultraviolet radiation for inducing in said 
synaptic cell capacitor a charge to said pro- 
grammed voltage specified for each synaptic cell, 
a third MOS transistor coupling an output terminal of 
said transconductance amplifier to said one poly- 
programming means for selectively turning on said 
cells in an integrated circuit array, wherein each synap- first and second MOS transistors, while turning off 
tic cell fabricated in a silicon wafer comprises an inte- said third MOS transistors for charging said synap- 
gral nonvolatile analog storage element, said analog tic cell capacitor, and for turning off said first and 
storage element comprising a sandwhich structure of second MOS transistors while turning on said third 
two polycrystalline silicon slabs separated by a silicon 15 MOS transistor when said synaptic cell capacitor 
dioxide barrier and a mask with an opening for flooding has been charged to said programmed voltage ap- 
one of said polycrystalline slabs with ultraviolet radia- plied to said one polycrystalline silicon slab, and 
tion which photo-activates electrons in the silicon con- means for inactivating said addressing means and 
duction band of one polycrystalline layer across said charging means upon completion of programming 
silicon dioxide barrier onto another of said two poly- 20 stored charges in all of said synaptic cells for opera- 
crystalline silicon slabs functioning as a floating gate, tion of all cells in producing a set of stable output 
said sandwhich structure being isolated from said inte- currents I j  
grated circuit array by silicon dioxide except for con- 2. A nonvolatile programmable array structure as 
ductors within said integrated circuit array for connect- defined in claim 1 wherein said programming means 
ing said two polycrystalline silicon slabs forming a syn- 25 includes bistable means for continually holding said first 
aptic cell capacitor to an integrated circuit for control transistor of each synaptic cellof said array on while 
of charging said synaptic cell capacitor in response to a said synaptic cell capacitor of all synaptic cells of said 
programmed voltage and ultraviolet radiation applied array are scanned, and strobe means for switching said 
through said mask to said one polycrystalline silicon bistable means of each synaptic cell from said one state 
slab, and for separately connecting said two polycrys- 30 to a second state when said synaptic cell capacitor has 
talline silicon slabs to said programmable array struc- been charged to said programmed voltage applied to 
ture, wherein said array is arranged in a number n of X said one polycrystalline silicon slab. 
rows and a number m of Y columns, and each of said 3. A nonvolatile programmable array of synaptic 
synaptic cells has a multiplier for receiving a pro- cells as defined in claim 2 where said multiplier is a 
grammed Xi voltage and a programmed Xi input for 35 four-quadrant analog multiplier requiring X and Y dif- 
multiplication by a voltage Yy stored in said synaptic- ferential input voltages, where the X input voltages for 
cell capacitor, where i S n  and j S m  to produce an out- rows of the array are Vx(,)+ and Vx(,)- with at least one 
put current Ij of column j of synaptic cells that is the input voltage being a variable input, and the Y input 
sum of all multiplier output currents of said synaptic voltages for columns of the array are vy6)+ and vy(r)- 
cells in column j, said two polycrystalline slabs being 40 with one Y input voltage being a W programmed 
separately connected to two MOS transistors, a first voltage stored as a charge in said synaptictell capaci- 
MOS transistor connected to one of said two polycrys- tor, and the output current Ij of each column of synap- 
talline slabe for coupling a programmed voltage to said ses, Ioua), is the sum of the currents in synaptic cells of 
one polycrystalline slab, and a second MOS transistor column j, where the output current Igof each synaptic 
coupled by a transconductance amplifier to the other of 45 cell in row i, column j is produced by multiplication of 
said two polycrystalline slabs for sensing a voltage in- differential voltage (Vx(,)+ -Vx(,)-) by a differential 
duced in said synaptic cell capacitor by integration of voltage (Vr(f)+ -Vw)-) in said fourquadrant multi- 
UV excited photoelectrons in response to said ultravio- plier. 
1 claim: crystalline silicon slab, 
1. A nonvolatile programmable structure of synaptic 10 
let radiation, and including * * * * *  
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